

### XESD2FL3V3CS

### **Transient Voltage Suppressors**

# ESD Protection Diodes with Ultra–Low Capacitance

The ESD8L is designed to protect voltage sensitive components that require ultra-low capacitance from ESD and transient voltage events. Excellent clamping capability, low capacitance, low leakage, and fast response time, make these parts ideal for ESD protection on designs where board space is at a premium. Because of its low capacitance, it is suited for use in high frequency designs such as USB 2.0 high speed and antenna line applications.

#### **Specification Features:**

- Ultra Low Capacitance 0.5 pF
- Low Clamping Voltage
- Small Body Outline Dimensions: 0.039" x 0.024" (1.00 mm x 0.60 mm)
- Low Body Height: 0.016" (0.4 mm)
- Stand-off Voltage: 3.3 V
- Low Leakage
- Response Time is Typically < 1.0 ns
- IEC61000-4-2 Level 4 ESD Protection
- This is a Pb–Free Device

#### **Mechanical Characteristics:**

**CASE:** Void-free, transfer-molded, thermosetting plastic Epoxy Meets UL 94 V–0 **LEAD FINISH:** 100% Matte Sn (Tin)

#### **QUALIFIED MAX REFLOW TEMPERATURE:** 260°C


Device Meets MSL 1 Requirements

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
IEC 61000-4-2 (ESD) Contact Air		±10 ±15	kV
Total Power Dissipation on FR-5 Board (Note 1) @ T <sub>A</sub> = 25°C	P <sub>D</sub>	150	mW
Storage Temperature Range	T <sub>stg</sub>	–55 to +150	°C
Junction Temperature Range	TJ	-55 to +125	°C
Lead Solder Temperature – Maximum (10 Second Duration)	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1.  $FR-5 = 1.0 \times 0.75 \times 0.62$  in.



J

#### **Ordering information**

Device	Marking	Shipping
XESD2FL3V3CS	S	10000/Tape&Reel




### XESD2FL3V3CS

### **ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = 25°C unless otherwise noted)


Symbol	Parameter		
I <sub>PP</sub>	Maximum Reverse Peak Pulse Current		
V <sub>C</sub>	Clamping Voltage @ IPP		
V <sub>RWM</sub>	Working Peak Reverse Voltage		
I <sub>R</sub>	Maximum Reverse Leakage Current @ V <sub>RWM</sub>		
V <sub>BR</sub>	Breakdown Voltage @ I <sub>T</sub>		
Ι <sub>Τ</sub>	Test Current		
١ <sub>F</sub>	Forward Current		
V <sub>F</sub>	Forward Voltage @ I <sub>F</sub>		
P <sub>pk</sub>	Peak Power Dissipation		
С	Capacitance @ $V_R$ = 0 and f = 1.0 MHz		




**ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted, V<sub>F</sub> = 1.0 V Max. @ I<sub>F</sub> = 10 mA for all types)

		V <sub>RWM</sub> (V)	I <sub>R</sub> (μΑ) @ V <sub>RWM</sub>	V <sub>BR</sub> (V) @ I <sub>T</sub> (Note 2)	ե	С	(pF)	V <sub>C</sub> (V) @ Ipp = 1 A (Note 3)	v <sub>c</sub>
Device	Device Marking	Max	Max	Min	mA	Тур	Max	Max	Per IEC61000-4-2 (Note 4)
XESD2FL3V3CS	S	3.3	1.0	4.8	1.0	0.5	0.9	10	Figures 1 and 2 See Below

2.  $V_{BR}$  is measured with a pulse test current I<sub>T</sub> at an ambient temperature of 25°C. 3. Surge current waveform per Figure 5. 4. For test procedure see Figures 3 and 4.








Figure 2. ESD Clamping Voltage Screenshot Negative 8 kV Contact per IEC61000-4-2



## XESD2FL3V3CS

### IEC 61000-4-2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8






Figure 3. IEC61000-4-2 Spec




### Figure 4. Diagram of ESD Test Setup






### OUTLINE AND DIMENSIONS

SXSEM




SOD882				
Dim	Min	Тур	Max	
D	0.95	1.00	1.05	
Е	0.55	0.60	0.65	
е	-	0.64	-	
L	0.44	0.49	0.54	
b	0.20	0.25	0.30	
А	0.43	0.48	0.53	
A1	0	-	0.05	
A3 0. 127REF.				
All Dimensions in mm				



SOLDERING FOOTPRINT

S0D882



Dimensions	(mm)
с	0.70
G	0.30
Х	0.40
X1	1.10
Y	0.70

### S0D882